





PSOC Les blocs logiques configurables UDB Universal Digital Blocks

Initiation à la logique programmable des UDB du PSoC





1	Introduction à la logique programmable.....	2
2	La logique programmable dans les PSoC	5
3	Description d'un UDB.....	6
4	Implantation d'une équation logique dans un PLD de type PAL16H4 (le plus simple des PAL et CPLD).....	8
5	Exercices d'implantation.....	11
5.1	Exemple n° 1 :.....	11
5.2	Exemple n° 2 :.....	12
6	Description de la Macrocellule de l'UDB	13
7	Le bloc Datapath.....	14

 PSoC5-LP.pdf 446 pages




1 Introduction à la logique programmable

Synthèse d'un schéma logique complexe :




DECODAGE AVEC DES BOITIERS DE LOGIQUE COMBINATOIRE

Vers le PAL







DECODAGE AVEC UN UNIQUE BOITIER DE LOGIQUE PROGRAMMABLE






Principe de la synthèse








Un seul composant



=> contient de multiples équations logiques



=> remplace plusieurs composants traditionnels








2 La logique programmable dans les PSoC

U niversal D igital B locks









3 Description d'un UDB

- For optimal flexibility, each UDB contains several components:
 - ALU-based 8-bit datapath (DP) with an 8-word instruction store and multiple registers and FIFOs
 - Two PLDs, each with 12 inputs, eight product terms and four macrocell outputs
 - Control and status modules
 - Clock and reset modules
- PSoC 5LP contains an array of up to 24 UDBs
- Flexible routing through the UDB array
- Portions of UDBs can be shared or chained to enable larger functions
- Flexible implementations of multiple digital functions, including
 - timers,
 - counters,
 - PWM (with dead band generator),
 - UART,
 - I2C,
 - SPI,
 - and CRC generation/checking

Figure 21-1. UDB Block Diagram





Structure d'un Programmable Logic Device

Figure 21-2. PLD 12C4 Structure

- PT : Product Term
- T : True
- C : Complement
- IN : Input
- MC : Macrocell
- OUT : Output






Figure 21-1. UDB Block Diagram






4 Implantation d'une équation logique dans un PLD de type PAL16H4 (le plus simple des PAL et CPLD)

Forme générale d'une équation logique :

$$F = b.\bar{c}.d + \bar{e}.f.d + \bar{a}.g$$




Somme de produits

Structure générale d'un Pal :




Somme de produits





Structure générale d'un Pal :






Bilan :

=> nombre d'entrées

=> nombre de sorties


=> nombre de termes produits/sortie








Logic Diagram

14H4









5 Exercices d'implantation

5.1 Exemple n° 1 :

$$F = \overline{b}.c.d \quad G = b+c.\overline{d}$$









5.2 Exemple n° 2 :

$$F = \overline{b.c.d} + a.\overline{d}$$



$$G = \overline{b.c} + b.c$$







6 Description de la Macrocellule de l'UDB

La macrocellule implante l'équation soit en logique combinatoire soit en logique séquentielle, dans ce dernier cas une bascule D est utilisée pour mémoriser un résultat sur un bit. La génération de schéma de logique séquentielle est possible, comptage, mémoires, machines d'états ...





7 Le bloc Datapath

Figure 21-1. UDB Block Diagram




Figure 21-6. Datapath Top Level

